



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

*Handwritten signature*

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/419,439	10/15/1999	THOMAS D. HARTNETT	RA-5274	1274

7590 07/30/2003

BETH L MCMAHON  
UNISYS CORPORATION  
M S 4773  
P O BOX 64942  
ST PAUL, MN 551640942

EXAMINER

WOOD, WILLIAM H

ART UNIT	PAPER NUMBER
----------	--------------

2124

DATE MAILED: 07/30/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Applicant(s)</b>	HARTNETT ET AL.	
	<b>Art Unit</b>	2124	
	<b>Applicant(s) N</b>	09/419,439	
	<b>Examiner</b>	William H. Wood	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 5 May 2003.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-2, 5-6, 11-14 and 19-20 is/are rejected.
- 7) ☒ Claim(s) 3, 4, 7-10, 15-18, 21 and 22 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All   b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).  
a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                  | 4) <input checked="" type="checkbox"/> Interview Summary (PTO-413) Paper No(s). <u>11</u> |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)         | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)               |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

Claims 1-23 have been examined.

1. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn.

#### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1, 2, 5, 11-12 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Alexander et al. (USPN 6,029,006).

In regard to claim 1, Alexander disclosed the limitations:

- ♦ *For use in a data processing system having an instruction processor to execute instructions included in the instruction set of the instruction processor (Figure 1), a system for programmably controlling the variable number of the instructions beginning execution within the instruction pipeline during (column 2, lines 54-57; Figures 1 and 17), comprising:*
  - ♦ *a first storage device to receive and to store a programmable count value indicative of a predetermined number of instructions (Figure 17,*

Art Unit: 2124

elements 23, 30 and 31 revealing INTERVAL register and E register);

*and*

- ♦ *a logic sequencer coupled to said first storage device to receive said programmable count value (Figures 1 and 17)*

Alexander did not explicitly state initiating simultaneous execution on a variable number of instructions in a predetermined period of time via a pipeline control signal. Alexander demonstrated that it was known at the time of invention to implement circuits using a pipeline system (column 4, line 50 to column 5, line 35). Official Notice is taken that it was known at the time of invention to implement pipelining using a synchronous pipeline (which forces each stage to a standard cycle length equal to the other stages). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Alexander's processor with a synchronous pipeline. This implementation would have been obvious because one of ordinary skill in the art would be motivated to provide the benefits of power conservation to all types of processors (column 2, lines 52-54). Using such an implementation, one of ordinary skill in the art at the time of invention would understand the processor itself defines a *predetermined period of time* (synchronous pipeline) and the interval of Alexander defines the variable number of instructions that are being executed in the pipeline (by allowing only so many instructions into the defined period of time of the pipeline).

Art Unit: 2124

In regard to claim 2, Alexander disclosed the limitation *further including programmable enable logic to selectively enable said logic sequencer to be responsive to said programmable count value* (column 12, lines 55-64; Figure 17, general).

In regard to claim 5, Alexander disclosed the limitation *further including scan enable logic coupled to said logic sequencer to programmably enable said logic sequencer to repeatedly generate said pipeline control signal to initiate execution of said predetermined number of the instructions during successive periods of time that are each equal to the predetermined period of time* (column 12, lines 55-64; enable logic allows for repeated generation of signal to control number of instructions in pipeline).

In regard to claim 11, the limitations of the claim correspond to the limitations of claim 1 and as such are rejected in the same manner.

In regard to claim 12, the limitations of the claim correspond to claims 2 and 5 and are rejected in the same manner.

In regard to claims 19-20, the limitations of the claim 19 correspond to the limitations of claim 1 and as such are rejected in the same manner. Claim 20 corresponds to claim 5.

4. Claims 6 and 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Alexander et al. (USPN 6,029,006) in view of Zaidi et al. (USPN 5,996,064) in further view of Bertin et al. (USPN 6,345,362).

In regard to claim 6, Alexander did not explicitly state the limitations:

- ♦ *wherein said first storage device is adapted to receive, and to store, a respective first one of said programmable count values for each of first selectable ones of the instructions, and*
- ♦ *wherein said programmable enable logic includes circuits to enable said logic sequencer to receive, for any of said first selectable ones of the instructions, said respective first one of said programmable count values when said any of said first selectable ones of the instructions enters the instruction pipeline to begin execution.*

Zaidi demonstrated that it was known at the time of invention to combine a count value with individual instructions (Zaidi: Figure 4B). Bertin demonstrated that it was known at the time of invention to attempt control of instructions based upon power usage (Bertin: abstract). It would have been obvious to one of ordinary skill in the art at the time of invention to implement Alexander's system of threshold control with a instruction providing its own INTERVAL field as found in Zaidi's teaching. This implementation would have been obvious because one of ordinary skill in the art would be motivated to control a processors execution power consumption based upon energy hungry or un-

Art Unit: 2124

hungry instructions (instruction power consumption illustrated in Bertin). Instructions become *selectable* based upon Alexander's E field.

In regard to claim 13, the limitations of the claim relate to claim 6 and are rejected the same as for claim 6 here.

In regard to claim 14, the limitations of the claim relate to claim 6 and are rejected in the same manner.

***Allowable Subject Matter***

5. Claims 3-4, 7-10, 15-18 and 21-22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. The following is a statement of reasons for the indication of allowable subject matter: the base claims contain limitations, which are not reasonably disclosed or suggested in the prior art of record. Specifically, the base claims 3, 4, 7, 15 and 21 contain limitations regarding a relationship or combination between instructions providing a value to control the initiation of simultaneous number of instructions in a pipeline in a predetermined period of time. All other claims are allowable for at least the reasons stated for the above claims to which they all respectfully depend.

***Response***

6. Applicant's arguments with respect to claims 1-22 filed 5 May 2003 have been considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 09/419,439

Page 7

Art Unit: 2124

***Correspondence Information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to William H. Wood whose telephone number is (703)305-3305. The examiner can normally be reached 7:30am - 5:00pm Monday thru Thursday and 7:30am - 4:00pm every other Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (703)305-9662. The fax phone numbers for the organization where this application or proceeding is assigned are (703)746-7239 for regular communications and (703)746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)305-3900.

William H. Wood  
July 18, 2003

*Kakali Chaki*

**KAKALI CHAKI  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100**